Abstract. The synthesis of Boolean functions, as they are found in many quantum algorithms, is usually conducted in two steps. First, the function is realized in terms of a reversible circuit followed by a mapping into a corresponding quantum realization. During this process, the number of lines and the quantum costs of the resulting circuits have mainly been considered as optimization objectives thus far. However, beyond that also the depth of a quantum circuit is vital. Although first synthesis approaches that consider depth have recently been introduced, the majority of design methods did not consider this metric. In this paper, we introduce an optimization approach aiming for the reduction of depth in the process of mapping a reversible circuit into a quantum circuit. For this purpose, we present an improved (local) mapping of single gates as well as a (global) optimization scheme considering the whole circuit. In both cases, we incorporate the idea of exploiting additional circuit lines which are used in order to split a chain of serial gates. Our optimization techniques enable a concurrent application of gates which significantly reduces the depth of the circuit. Experiments show that reductions of approx. 40% on average can be achieved when following this scheme.
Introduction
Quantum computation has become an active research field due to its promising results for important tasks such as factorization or database search. Motivated by this, researchers have developed several synthesis approaches [1] [2] [3] [4] [5] . Many quantum algorithms are often described by means of a structured quantum circuit in which only the representation of Boolean components differs. Hence, for the synthesis of these components into quantum circuits, usually a two-step approach is applied: First, the desired Boolean functionality is realized as a reversible circuit only consisting of reversible gates which is afterwards mapped to an equivalent realization based on quantum gates. For this purpose, mapping schemes as introduced e.g. in [6, 15] are applied.
In this flow, minimizing the number of lines and the quantum costs have been considered as the major optimization objectives thus far. However, beyond that also the depth of the circuit is vital. Depth optimization techniques consider the concurrent application of single gates in order to reduce the overall execution time of the circuit realization.
While first approaches for synthesis with respect to depth have recently been introduced (see e.g. [7] [8] [9] [10] [11] ), the vast majority of design methods does not consider this metric. As an example in [7, 11] , a cycle representation was chosen and input cycles where partitioned into three subsets. Each subset is synthesized independently on a different set of ancillae in parallel. This method requires 2n additional lines and focuses only on reducing the depth of reversible circuit rather than the quantum circuit. This is crucial since the execution times for two reversible gates can differ significantly when taking the respective quantum circuit mapping into account. As a consequence, even a depth-optimal reversible circuit likely leads to a quantum circuit with non-optimal depth. Another postsynthesis approach has been presented in [8] . However, their approach makes use of a special class of templates. Finally, the work presented in [10] describes an exhaustive algorithm aiming to find a minimal depth quantum circuit using a special gate library. However, due to its exponential time complexity, it is only applicable to circuits with a small number of qubits.
In this paper, we present an idea on how depth of quantum circuits can be reduced by adding an additional line to the circuit. Based on this idea, two depth optimization approaches are presented. The first method aims to reduce the depth by applying the reduction gate-per-gate, whereas the second method focuses on the whole circuit. An experimental evaluation of both approaches shows that a significant improvement of depth can be achieved for quantum circuits.
The remainder of this paper is structured as follows. The next section briefly introduces reversible and quantum circuits. Depth metrics and the general idea are presented in Sect. 3. Afterwards, both proposed approaches are described and evaluated in Sect. 4 and Sect. 5, respectively. Finally, Sect. 6 concludes the paper.
Background
To keep the remainder of this paper self-contained, this section briefly introduces the basics on reversible circuits, quantum circuits, and the corresponding mapping from reversible to quantum circuits.
Reversible Circuits
Boolean reversible functions are those functions f : IB n → IB n that are bijective, i.e. there exists an 1-to-1 mapping from the inputs to the outputs and vice versa. Reversible functions can be realized by reversible circuits that consist of at least n lines. Reversible circuits are cascades of reversible gates that belong to a gate library. One gate library that is often used consists of multiple control Toffoli gates [12] . Definition 1. Given a set of variables V = {x 1 , . . . , x n }, a multiple control Toffoli gate T(C, t) has control lines C = {x j1 , x j2 , . . . , x j l } ⊂ V and a target line t ∈ V \ C. The gate maps t → t ⊕ (x j1 ∧ x j2 ∧ · · · ∧ x j l ) and leaves all other lines unaltered. In the special cases |C| = 0 and |C| = |{c}| = 1, the gates are referred to as NOT and CNOT gate and denoted N(t) and C(c, t), respectively.
In [13] , it has been shown that any reversible function f : IB n → IB n can be realized by a reversible circuit with n lines when using Toffoli gates. 
Quantum Boolean Circuits
Instead of bits, quantum circuits manipulate qubits which can represent the classical Boolean values but also the superposition of them. More precisely, a qubit |ϕ is a vector a b where a, b ∈ C such that |a| 2 + |b| 2 = 1. If a = 1, then |ϕ represents the classical 0, denoted |0 , and if b = 1, then |ϕ represents the classical 1, denoted |1 .
In general, a quantum gate acting on n qubits represents a 2 n × 2 n unitary matrix [14] , where a matrix U is unitary if
Using this gate definition, many quantum mechanical effects such as superposition and entanglement can be formulated. However, in the scope of this paper we are considering circuits that realize pure Boolean functionality but still need to be realized using quantum gates in order to embed them into quantum algorithms such as Deutsch-Josza, Grover, or Shor. Toffoli gates represent a unitary matrix and are hence suitable for realizing quantum Boolean circuits. However, with respect to the actual physical implementation, it is of interest to obtain circuits that make use of gates from a library with only a few elements [6] . For the present paper, we are making use of a common gate library consisting of four quantum gates that only change one qubit at a time and is defined as follows.
Definition 2. A quantum gate U (C, t) applies the unitary 2 × 2 matrix to the qubit that corresponds to the target line t, if and only if all control lines C are as-
Mapping reversible circuits to quantum circuits signed 1. We consider a gate library X({}, t), X({c}, t), V ({c}, t), and V † ({c}, t)
with X = 0 1 1 0 , V V = X, and V † being the adjoint of V .
Note that X({}, t) = N(t) and X({c}, t) = C(c, t). The gate library is often referred to as NCV library.
Example 2. Figure 2 depicts a quantum circuit consisting of four gates, where
Mapping Reversible Circuits to Quantum Circuits
Since any quantum operation can be represented by a unitary matrix [14] , each quantum circuit is inherently reversible. As discussed above, when reversible circuits should be represented as a quantum circuit, the Toffoli gates are too general and, thus, not suitable for a realization. As a consequence, reversible circuits are mapped to quantum circuits that only consists of gates of a particular gate library, e.g. the NCV library. For this purpose, each gate of the reversible circuit is mapped into a cascade of functionally equivalent quantum gates.
Example 3. Consider a Toffoli gate with two control lines as shown in Fig. 1 
(a).
A functionally equivalent realization in terms of quantum gates is depicted in Fig. 3 (a). This cascade can be applied to fully map the reversible circuit shown in Fig. 1 (b) into an equivalent quantum circuit. For this purpose, all corresponding Toffoli gates are respectively substituted with a corresponding quantum gate cascade. The 2 nd , 4 th , and 5 th gate remain unchanged as they already represent quantum gates. The resulting fully equivalent quantum circuit is shown in Fig. 3 
(b).
Similar mappings exist for Toffoli gates with more than two control lines. But with increasing number of control lines, the resulting quantum circuits become more expensive, i.e. require more quantum gates. The currently best known mappings of single Toffoli gates into quantum cascades have been introduced in [15] . In this work, we are following the mappings introduced there. As single quantum gates are assumed to have unit costs, the number of gates of the resulting cascades usually is referred to as quantum costs.
Reducing the Depth of Quantum Circuits
In this work, we are proposing optimization approaches aiming for a reduction of the depth in quantum circuits using additional circuit lines. This section first motivates the consideration of depth in quantum circuits, whereas the general idea of the proposed approaches is outlined afterwards.
Consideration of Depth in Quantum Circuits
Thus far, the major optimization objectives for synthesis have been the number of lines and the quantum costs of the resulting circuits as reviewed above. However, beyond that also the depth of a quantum circuit is vital. This metric recognizes whether gates can concurrently be applied which likely leads to a reduction in the execution time of a circuit.
) be two consecutive quantum gates. These gates can be applied concurrently if
In other words, if the lines used by each gate (both control and target line) are disjoint. Let G be a quantum circuit with k elementary quantum gates, then G can be partitioned into m ≤ k subcircuits whose gates can be pairwise applied concurrently. We refer to the minimal m as the depth of the circuit.
. . , x n . This algorithm determines the depth m of the circuit according to Definition 3 by applying a greedy search to gates that can be executed in parallel. For the computation, we are making use of the integers
otherwise set b j ← 0; set m ← m + 1, i ← i + 1, and goto Step D2.
Example 4. Figure 4 illustrates the depth for the reversible circuit shown in Fig. 1(b) . Fig. 4 . Quantum depth for the reversible circuit shown in Fig. 1(b) Although the coherence time, i.e. the time a qubit can keep its quantum state, and the gate operation time, i.e. the time a gate needs to perform its operation, may vary from one technology to another (see e.g. Table III of [16] ), keeping the overall execution time as small as possible is essential in all these cases. Consequently, the depth metric can be applied in a generic manner, as it provides a proper model which can be considered already at the synthesis stage in the absence of precise technological constraints. Despite the fact that quantum algorithms already exploit algorithmic parallelism to increase the processing speed, synthesis approaches should aim for producing circuits with at least as possible circuit depth.
Motivated by this, we are considering the question how the depth of a quantum circuit can be reduced in the remainder of this paper. For this purpose, we are making use of additional circuit lines as motivated in the following.
Exploiting Additional Circuit Lines
Keeping the number of circuit lines as small as possible is well accepted in the synthesis of quantum circuits. This is mainly motivated by the fact that each circuit line has to be represented by a qubit, which is a very limited resource. Nevertheless, evaluations also showed that a (slight) extension of a circuit with additional lines may have significant benefits. For example in [6, 15] , it has been demonstrated that a larger amount of circuit lines allow for a much cheaper mapping of reversible circuits to quantum circuits in terms of gate count. In [3] , evaluations showed that using twice the number of circuit lines reduces the quantum costs by up to two orders of magnitude. Eventually, this led to a post-synthesis optimization approach [17] which enables reductions in quantum costs of up to 69% only by adding a single additional line to the circuit.
In this work, we show that similar concepts also help in reducing the depth of quantum circuits. We are following the established synthesis flow reviewed in Sect. 2.3, i.e. first a reversible circuit is realized which afterwards is mapped to a quantum circuit. However, by incorporating additional lines during this process, a depth-aware optimization becomes possible. The additional circuit lines are introduced as helper lines.
Definition 4. Let G be a reversible or quantum circuit. A helper line is an additional line whose input is set to a constant 0 and is used in a way throughout the circuit such that the output of the line is also 0. Following the concept from [17] , helper lines can now be applied in order to "buffer" values of circuit lines so that they can be re-used later by other gates. Whenever the current value of a helper line h is 0, another signal line x can be copied to h by appending a copy gate C({x}, h) to the circuit. The helper line can be restored with the same gate if no other gate has used h as target line in between.
In [17] , this buffering has been exploited to remove common control lines connections between Toffoli gates in order to reduce the quantum cost. However, the same concept can similarly be applied to reduce the depth of quantum circuits as illustrated by the following example.
Example 5. Figure 5 (a) shows a circuit in which no gates can be performed in parallel since they all share the same control line b. In Fig. 5(b) a helper line has been added to copy the value of b. By doing this, the gates can be rearranged which reduces the depth from 8 to 6.
Clearly, Example 5 presents a rather artificial circuit. However, based on this general idea we are proposing different optimization approaches whose evaluations show that indeed a significant reduction of depth in quantum circuits can be achieved.
Optimization Approaches
Motivated by the general idea outlined above, two optimization approaches are proposed in this section which aim for reducing the depth by exploiting additional circuit lines. The first approach follows a local scheme, i.e. considers each Toffoli gate independently, where the second approach considers the whole circuit instead. Finally, techniques are presented to further reduce the depth and the quantum costs which can be applied to the resulting quantum cascades.
Consideration of Single Toffoli Gates
The availability of a helper line as introduced in the previous section allows for an improvement of the mapping scheme reviewed in Sect. following the default mapping scheme, each Toffoli gate is mapped to a quantum realization of depth 5 as shown in Fig. 6(b) . However, as the second and the third gate share the same control line, an additional helper line allows for a concurrent execution of both gates as shown in Fig. 6 (c). Since additionally the copy gates can be inserted without increasing the depth, a depth reduction for the quantum circuit realization for each Toffoli gate from 5 to 4 can be obtained.
Example 6. Consider again the reversible circuit from Fig. 1(b) . Using the established mapping scheme from Sect. 2.3, a quantum circuit with depth 12 results (as shown in Fig. 3(b) ; none of the gates except for the single NOT gate can be executed concurrently). In contrast, applying the additional helper line as proposed in Fig. 6 , the circuit depicted in Fig. 7(a) results. This reduces the depth from 12 to 9.
Note that this procedure can also be applied to Toffoli gates with more than two control lines. In fact, state-of-the-art mapping schemes (such as described in [15] ) decompose these gates into cascades of two-controlled Toffoli gates. For them, the depth-optimized mapping to quantum gates as proposed in Fig. 6 can be applied. Moreover, the same scheme can be applied to other reversible gates such as the Peres gate as well. This scheme is not beneficial in all cases. In fact, if concurrent Toffoli gates are mapped to a quantum circuit, the original mapping leads to better results. This is illustrated by means of Fig. 8 . Applying the original mapping scheme to the two Toffoli gates shown in Fig. 8(a) leads to the quantum cascade as shown in Fig. 8(b) . As both Toffoli gates are applied concurrently, also the resulting quantum gate cascades can be applied concurrently, i.e. a depth of 5 results. Applying the proposed scheme from Fig. 6 would worsen the result. In fact, the
(b) Consideration of the whole circuit helper line together with the required copy gates would increase the depth to 7 as shown in Fig. 8(c) . Consequently, this scheme is only applied in cases where an actual depth improvement can be achieved. However, experiments summarized in Sect. 5 clearly confirm that substantial improvements with respect to the depth can still be achieved. As a drawback, this obviously comes with the price of increased quantum costs in the resulting cascade. But also here, experiments show the resulting increase to be moderate.
Consideration of the Whole Circuit
While so far the helper line has been exploited in a local context, also a global consideration turns out to be beneficial. The idea is to identify subcircuits of gates sharing the same control line and use the helper line in order to partition the gates. Then, each consecutive pair of gates in such a cascade can concurrently be executed by using the original control line for the first gate and the copied value at the helper line for the second gate.
Example 7. Figure 9 (a) shows a quantum circuit composed of gates that share the same control lines. Using the helper line, an equivalent realization as shown in Fig. 9(b) can be derived. This reduces the depth from 5 to 4. This scheme can additionally be improved by applying the moving rule for quantum circuits. In fact, two adjacent gates U (C 1 , t 1 ) and U (C 2 , t 2 ) can be interchanged if t 2 / ∈ C 1 and t 1 / ∈ C 2 ∩ {t 1 } = ∅. As a result, gates can be moved through the circuit which might lead to larger subcircuits of gates sharing the same control line. In this case, a more substantial reduction can be achieved.
Example 8. Consider again the quantum circuit shown in Fig. 4 . The second, fifth, sixth, and seventh gate share the same control line b and can be moved together (note, although also the third and tenth gate have control line b, they cannot be moved to a consecutive cascade). Exploiting that, this cascade can be optimized leading to the circuit shown in Fig. 7(b) . This reduces the depth from 12 to 9.
Note that this scheme also increases the quantum costs of the resulting circuit. However, since for each identified subcircuit only two copy gates have to be added, the increase is almost negligible.
Further Optimizations
Independent of the optimization schemes proposed above, the depth of quantum gate cascades can additionally be improved using existing optimization schemes that originally aimed for quantum cost reduction. In particular, the application of merging and deletion rules as explained in [18] together with the moving rule as already discussed above is beneficial. For example, the circuit shown in Fig. 7 (b) (obtained using existing mapping schemes) obviously can be improved by removing the fifth and the sixth gate which cancel each other. This reduces the quantum costs but also improves the depth of the circuit. Accordingly, such simple optimizations are also applied in our approach. For the experimental evaluation summarized in Sect. 5, the methods exploiting additional helper lines are applied to circuits already optimized using moving, merging, and deletion rule.
Experimental Results
In order to confirm the efficiency of the proposed idea, the approaches described above have been implemented and experimentally evaluated. For this purpose, the open source toolkit RevKit [19] has been applied and benchmarks have been taken from the RevLib [20] database. All experiments have been conducted on an Intel Core i5 Processor with 4 GB of main memory. In this section, we summarize and discuss the obtained results. Table 1 provides the obtained numbers. For all benchmarks listed in the first column, the number of lines (Lines), the quantum costs (Costs), and the depth (Depth) of the respective circuit realizations as well as the run-time (Time) needed to generate them are provided. We distinguish between the following circuits:
-Initial Circuits (IC) represent the circuits as taken from RevLib and mapped to quantum circuits as described in Sect. 2.3, i.e. without any depth optimization whatsoever. -Optimized Circuits (OC) represent the circuits that have additionally been optimized using the straightforward techniques reviewed in Sect. 4.3.
Both, the initial circuits and optimized circuits, allow for a comparison to the circuits obtained by the proposed techniques, namely:
-Circuits that have been obtained by using the optimization scheme that considers single Toffoli gates (Local) as described in Sect. 4.1. -Circuits that have been obtained by using the optimization scheme that considers the whole circuit (Global) as described in Sect. 4.2.
The percentage depth-improvement of the circuits obtained by the proposed techniques with respect to the initial circuit and the optimized circuits are provided in the columns denoted by Impr IC and Impr OC , respectively. First of all, it can be observed that already the naive approaches reviewed in Sect. 4.3 lead to significant improvements (15% on average and up to 42% in the best case for 4mod5-v0 18 ). However, exploiting additional circuit lines enables further improvements which are factors beyond that. In the best case (ex5p 296 ), depth can be reduced from 1352 to 303 (using the local approach from Sect. 4.1) or 226 (using the global approach from Sect. 4.2). But also for the other benchmarks substantial reductions can be observed, even compared to the already optimized circuits.
As discussed above, these improvements in the depth may come at the price of higher quantum costs. As our evaluations show, this particularly holds for the local consideration of single Toffoli gates (see columns denoted Local). Here, quantum costs increase by 18% on average compared to the already optimized circuit. However, for the global scheme, no such disadvantages can be observed. In fact, quantum costs remain unchanged here (see columns denoted Global).
Overall, even compared to already optimized circuits, improvements of more than 50% on average can be achieved. If the global scheme is applied, these achievements are possible without the need to accept an increase in the quantum costs. This is made possible by the addition of a single circuit line. Although this eventually results in the consideration of another qubit to be physically realized, the possible benefits with respect to timing and particularly decoherence time might be worth the overhead.
Conclusion
In this paper, depth optimization by adding a helper line to quantum circuits has been introduced and evaluated. Two approaches, namely gate based and circuit based, have been considered. Experimental results for the two methods have shown significant depth reductions which reaches over 50% for quantum circuits. Although these methods increase quantum cost, applying further improvements to the quantum circuits have fixed the problem. 
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Legend of the table is described in Section 5.
